|
J. Leverich, H. Arakida, A. Solomatnikov, A. Firoozshahian, C. Kozyrakis, Comparative Evaluation of Memory Models for Chip Multiprocessors, ACM Transactions on Architecture and Code Optimization, (to appear in 2008) |
|
J. Leverich, H. Arakida, A. Solomatnikov, A. Firoozshahian, M. Horowitz, C. Kozyrakis, Comparing Memory Systems for Chip Multiprocessors, International Symposium on Computer Architecture, June 2007 |
|
F.Labonte, P. Mattson, I. Buck, C. Kozyrakis and M. Horowitz, "The Stream Virtual Machine," PACT, September 2004. |
|
K. Mai, T. Paaske, N. Jayasena, R. Ho, W. Dally, M. Horowitz, Smart Memories: A Modular Reconfigurable Architecture, ISCA, June 2000. |
|
D. Lie, C. Thekkath, M. Mitchell, P. Lincoln, D. Boneh, J. Mitchell and M. Horowitz, Architectural Support for Copy and Tamper Resistant Software, ASPLOS IX, November 2000. |
|
O. Shacham, M. Wachs, A. Solomatnikov, A. Firoozshahian, S. Richardson and M. Horowitz. Verification of Chip Multiprocessor Memory Systems Using A Relaxed Scoreboard. MICRO-41, November 2008. (Addendum) |
|
K. Mai, R. Ho, E. Alon, D. Liu, Y. Kim, D. Patil, and M. Horowitz. Architecture and Circuit Techniques for a Reconfigurable Memory Block. ISSCC, February 2004. |
|
R. Ho, K. Mai, M. Horowitz. Efficient On-Chip Global Interconnects. IEEE Symposium on VLSI Circuits, June 2003. |
|
Jeff Solomon and Mark Horowitz, Using Texture Mapping with Mipmapping to Render a VLSI Layout., 38th Design Automation Conference, June 2001, pp. 500-505. |
|
R. Ho, K. Mai, and M. Horowitz, The Future of Wires. Proceedings of the IEEE, April 2001, pp. 490-504. |
|
R. Ho, K. Mai, H. Kapadia and M Horowitz, Interconnect Scaling Implications For CAD, IEEE/ACM International Conference on Computer-Aided Design,1999, San Jose,CA. |
|
W. J. Dally and S. Lacy, VLSI Architecture: Past, Present, and Future, Proceedings of the Advanced Research in VLSI conference, 1999, Atlanta, GA. |
|
W. J. Dally and A. Chang,
The Role of Custom Design in ASIC Chips,
Proceedings of the 37th Design Automation Conference, June 2000, Los Angeles, CA.
|
|
Nuwan Jayasena, Detailed Hardware Architecture |
|
DARPA
site visit, 14/10/02
Amin Firoozshahian, Smart Memories Hardware Kenneth Mai, Ron Ho, Smart Memories Test Chips |
|
Lance Hammond, January 2002 (Orlando): Hardware Software |
|
Lance Hammond, July 2002 (Colorado Springs): Hardware Software |
|
Lance Hammond, February 2003 (San Diego): Hardware Software |
|
Lance Hammond, September 2003 (Santa Fe): Hardware Software |
|
Lance Hammond, March 2004 (Baltimore): Hardware Software |
|
Lance Hammond, July 2004 (Monterey): Hardware Software |
|
Lance Hammond, March 2005 (Scottsdale) |
|
Lance Hammond and Francois Labonte, March 2006 |
|
Lance Hammond and Stephen Richardson, March 2007 (EE Research Fair) |
|
April 2008 (Computer Forum). Presenter: Amin Firoozshahian. |